Circuit-aware design of energy-efficient massive MIMO systems by Björnson, Emil et al.
Circuit-aware design of energy-efficient massive MIMO systems
Björnson, E., Matthaiou, M., & Debbah, M. (2014). Circuit-aware design of energy-efficient massive MIMO
systems. In 2014 6th IEEE International Symposium on Communications, Control, and Signal Processing
(ISCCSP). Institute of Electrical and Electronics Engineers (IEEE). DOI: 10.1109/ISCCSP.2014.6877826
Published in:
2014 6th IEEE International Symposium on Communications, Control, and Signal Processing (ISCCSP)
Document Version:
Peer reviewed version
Queen's University Belfast - Research Portal:
Link to publication record in Queen's University Belfast Research Portal
Publisher rights
© 2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future
media, including
reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to
servers or lists, or reuse of any copyrighted component of this work in other works.
General rights
Copyright for the publications made accessible via the Queen's University Belfast Research Portal is retained by the author(s) and / or other
copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated
with these rights.
Take down policy
The Research Portal is Queen's institutional repository that provides access to Queen's research output. Every effort has been made to
ensure that content in the Research Portal does not infringe any person's rights, or applicable UK laws. If you discover content in the
Research Portal that you believe breaches copyright or violates any law, please contact openaccess@qub.ac.uk.
Download date:15. Feb. 2017
CIRCUIT-AWARE DESIGN OF ENERGY-EFFICIENT MASSIVE MIMO SYSTEMS
Emil Bjo¨rnson?† Michail Matthaiou‡ Me´rouane Debbah?
?Alcatel-Lucent Chair on Flexible Radio, SUPELEC, Gif-sur-Yvette, France
†ACCESS Centre, Dept. of Signal Processing, KTH Royal Institute of Technology, Stockholm, Sweden
‡ECIT Institute, Queen’s University Belfast, Belfast, U.K. and S2, Chalmers University of Technology, Gothenburg, Sweden
ABSTRACT
Densification is a key to greater throughput in cellular net-
works. The full potential of coordinated multipoint (CoMP)
can be realized by massive multiple-input multiple-output
(MIMO) systems, where each base station (BS) has very
many antennas. However, the improved throughput comes
at the price of more infrastructure; hardware cost and circuit
power consumption scale linearly/affinely with the number of
antennas. In this paper, we show that one can make the circuit
power increase with only the square root of the number of
antennas by circuit-aware system design. To this end, we de-
rive achievable user rates for a system model with hardware
imperfections and show how the level of imperfections can be
gradually increased while maintaining high throughput. The
connection between this scaling law and the circuit power
consumption is established for different circuits at the BS.
1. INTRODUCTION
We consider a cellular network where each BS communicates
with K unique single-antenna user equipments (UEs). In-
terference coordination is a major limiting factor in these sys-
tems but can be handled in the spatial domain by CoMP meth-
ods, where several antennas, N , are deployed at each BS [1].
The massive MIMO paradigm, where N  K, has gained
particular traction in recent years [2], because it allows for
distributed interference coordination and brings robustness to
having imperfect channel state information (CSI).
Two important practical issues with the deployment of
large antenna arrays are the increased hardware cost and
circuit power consumption [3]—these scale linearly/affinely
with N unless we redesign the network with these two issues
in mind. Low-cost energy-efficient transceiver equipment
suffer from hardware imperfections, which must be modeled
properly if accurate conclusions are to be drawn [4–6]. In
this paper, we consider an uplink system distorted by mul-
tiplicative phase-drifts, additive distortion noise, and noise
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Fig. 1. Block diagram of one antenna branch in a typical re-
ceiver. The main hardware components are given, while vari-
ous filters are also needed.
amplifications. We derive achievable user rates and prove
that the level of imperfections can be gradually increased
with N . The practical implications of this scaling law are
established for three circuits at the BSs: analog-to-digital
converter (ADC), low noise amplifier (LNA), and local os-
cillator (LO). These are the main components of the typical
receiver illustrated in Fig. 1.
2. SYSTEM MODEL
We consider the uplink of a network with L ≥ 1 cells. The
flat-fading channel from UE k in cell l to BS j is denoted as
hjlk , [h(1)jlk . . . h
(N)
jlk ]
T ∈ CN and is modeled as block fad-
ing; thus, it is static for a coherence block of T channel uses
and has independent realizations between blocks. Each chan-
nel is zero-mean circularly symmetric complex Gaussian dis-
tributed as hjlk ∼ CN (0, λjlkIN ), where the average chan-
nel attenuation λjlk > 0 depends on the large-scale fading.
The signal xlk(t) sent by UE k in cell l at channel use t
satisfies a power constraint ofE{|xlk(t)|2} = plk and xl(t) ,
[xl1(t) . . . xlK(t)]
T ∈ CK is the transmit signal in cell l.
Contrary to most prior works on massive MIMO (e.g.,
[2] and references therein), the receiver branches at the BSs
are assumed to be imperfect. Interestingly, it is shown in
[4–6] that imperfect hardware mainly causes multiplicative
phase-drifts, additive distortion noise, and noise amplifica-
tions. Based on these prior works, the received signal yj(t) ∈
CN at BS j at channel use t ∈ {1, . . . , T} in the coherence
block is modeled as
yj(t) = Dφj(t)
L∑
l=1
Hjlxl(t) + υj(t) + ηj(t) (1)
where Hjl , [hjl1 . . . hjlK ] ∈ CN×K is the channel from
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SINRjk(t) =
pjk|E{vHjk(t)hjjk(t)}|2
L∑
l=1
K∑
m=1
plmE{|vHjk(t)hjlm(t)|2} − pjk|E{vHjk(t)hjjk(t)}|2 + E{|vHjk(t)υj(t)|2}+ σ2ξE{‖vjk(t)‖2}
(7)
UEs in cell l, while the hardware imperfections are given by:
1. Phase-drift matrix Dφj(t),diag(eıφj1(t), . . . , eıφjN (t))
where the drift at the nth antenna of BS j at time t fol-
lows a Wiener process: φjn(t)∼N (φjn(t−1), δ). The
parameter δ ≥ 0 is the variance of the innovations.
2. Additive distortion noise υj(t)∼CN (0,Υj) which is
independent across time and antennas, such that
Υj , κ2
L∑
l=1
K∑
k=1
plkdiag
(
|h(1)jlk|2, . . . , |h(N)jlk |2
)
for a given channel realization. The variance at an an-
tenna is proportional to the received signal power at this
antenna and κ ≥ 0 is the proportionality parameter [4].
3. The receiver noise ηj(t) ∼ CN (0, σ2ξIN ) where σ2 is
the fundamental thermal noise power and the parameter
ξ ≥ 1 is the noise amplification factor.
This tractable model of hardware imperfections at the BS
is characterized by three parameters: δ, κ, and ξ. We exem-
plify in Section 4 how these are related to the main hardware
components of the BSs which are shown in Fig. 1. In the
analysis of this paper, we distinguish between two important
cases: a common LO (CLO) on all antennas of a BS and sepa-
rate LOs (SLOs) with identical properties. In the former case,
the phase drifts φjn(t) are identical for all n = 1, . . . , N ,
while these drifts are independent when having SLOs.
3. ACHIEVABLE USER RATES AND SCALING LAWS
Next, we provide our main analytic throughput results for the
system model in (1). These results are exploited in Section 4
where we describe the individual impact of different hardware
components on massive MIMO configurations.
Although the channel is fixed within the coherence block,
the effective channels hjlk(t) , Dφj(t)hjlk ∈ CN change
due to the phase-drifts. Hence, we need to estimate the chan-
nel for each t used for transmission. Suppose pilot sequences
that occupy B channel uses are transmitted in the beginning
of each coherence block; x˜jk , [xjk(1) . . . xjk(B)]T ∈ CB
is the pilot sequence of UE k in cell j. The following is the
linear minimum mean squared error (LMMSE) estimator.
Lemma 1. Let ψj , [yTj(1) . . . yTj(B)]T ∈ CNB denote the
received signal at BS j during the pilot transmission. For
both a CLO and SLOs, the LMMSE estimate of hjlk(t) at
any channel use t ≥ B for any l and k is
hˆjlk(t) =
(
λjlkx˜
H
lkDδ(t)Ψ
−1
j ⊗ IN
)
ψj (2)
where Dδ(t) , diag(e−
δ
2 (t−1), e−
δ
2 (t−2), . . . , e−
δ
2 (t−B)),
Ψj ,
L∑
`=1
K∑
m=1
λj`mX`m + σ
2ξIB , (3)
X`m , X¯`m + κ2D|x˜`m|2 , (4)
D|x˜`m|2 , diag(|x`m(1)|2, . . . , |x`m(B)|2), (5)
⊗ is the Kronecker product, and element (i1, i2) of X¯`m is
[X¯`m]i1,i2 =
{
|x`m(i1)|2, i1 = i2,
x`m(i1)x
∗
`m(i2)e
− δ2 |i1−i2|, i1 6= i2.
(6)
Proof. This LMMSE estimator was derived for SLOs in [6]
and the same derivations hold for a CLO.
The channel estimates in Lemma 1 are utilized to select
receiver filters vHjk(t) ∈ CN . Using an approach from [7]
and [6, Lemma 1], the achievable rate for UE k in cell j is
Rjk =
1
T
T∑
t=B+1
log2
(
1 + SINRjk(t)
)
[bit/channel use]
where SINRjk(t) is given in (7) at the top of this page. The
expectations in (7) can be computed in closed form if the BS
applies maximum ratio combining (MRC): vjk(t) = hˆjjk(t).
Lemma 2. If the MRC receive filter is used, then
E{‖vjk(t)‖2} = Nλ2jjkx˜HjkDδ(t)Ψ−1j DHδ(t)x˜jk
E{vHjk(t)hjjk(t)} = E{‖vjk(t)‖2}
E{|vHjk(t)hjlm(t)|2} = λjlmE{‖vjk(t)‖2}
+Nλ2jjkλ
2
jlmx˜
H
jkDδ(t)Ψ
−1
j XlmΨ
−1
j D
H
δ(t)x˜jk +N(N−1)
×
{
λ2jjkλ
2
jlmx˜
H
jkDδ(t)Ψ
−1
j X¯lmΨ
−1
j D
H
δ(t)x˜jk if a CLO
λ2jjkλ
2
jlm|x˜HjkDδ(t)Ψ−1j DHδ(t)x˜lm|2 if SLOs
E{|vHjk(t)υj(t)|2} = κ2E{‖vjk(t)‖2}
L∑
l=1
K∑
m=1
plmλjlm
+κ2
L∑
l=1
K∑
m=1
plmNλ
2
jjkλ
2
jlmx˜
H
jkDδ(t)Ψ
−1
j XlmΨ
−1
j D
H
δ(t)x˜jk.
The expectations for SLOs were previously derived in [6,
Theorem 2] and, interestingly, it is only the second order mo-
ments that are different with a CLO. Hence, the case with
the smallest variance
∑L
l=1
∑K
m=1 plmE{|vHjk(t)hjlm(t)|2}
of interference gives the largest rate for UE k in cell j. This
term depends mainly on the pilot sequences and phase drifts,
as seen from the expressions in Lemma 2. The only difference
is that X¯`m with a CLO is replaced by Dδ(t)x˜`mx˜H`mD
H
δ(t)
with SLOs. These terms are equal when there are no phase
drifts (i.e., δ = 0), while the difference grows larger with δ.
In particular, the term X¯`m is unaffected by the time index t,
while the corresponding term for SLOs decays as e−δt (from
Dδ(t)). Hence, we expect SLOs to provide larger user rates
than a CLO, because interference reduces faster with t when
the independent phase drifts mitigate pilot contamination.
By letting N → ∞ in Lemma 2, one can obtain closed-
form expressions for the asymptotic SINRs. It can be seen
that the detrimental impact of hardware imperfections van-
ishes almost completely as N grows large [6, Corollary 1].
This result holds for any fixed values of the parameters δ, κ,
and ξ. It is also possible to increase these parameters with N .
This gives a gradual degradation of the circuits’ quality at the
BS and the scaling should fulfill the following scaling law.
Lemma 3. Suppose the hardware imperfection parameters are
replaced as κ2 7→ κ20Nτ1 , ξ 7→ ξ0Nτ2 , and δ 7→ δ0(1 +
loge(N
τ3)), for some scaling parameters τ1, τ2, τ3 ≥ 0 and
some initial values κ0, ξ0, δ0 ≥ 0. If{
max(τ1, τ2) ≤ 12 and τ3 = 0 if a CLO
max(τ1, τ2) +
δ0(t−B)
2 τ3 ≤ 12 if SLOs.
(8)
then SINRjk(t) with MRC has a non-zero limit as N→∞.
Proof. This follows along the lines of [6, Corollary 3].
Lemma 3 proves that the circuit design can be relaxed as
N increases. By accepting larger distortions we can achieve
better energy efficiency in the circuits or lower hardware
costs; see Section 4. The scaling law shows that the variances
of the additive distortion noise and noise amplification can
be increased simultaneously as N to some exponent. The
phase-drift variance can scale only for SLOs and only loga-
rithmically with N , since it affects the signal itself. In this
case, (8) manifests a trade-off between increasing imperfec-
tions that cause additive and multiplicative distortions.
4. SCALING LAW AWARE CIRCUIT DESIGN
We now exemplify what the scaling law in Lemma 3 means
for the hardware components at the BS, depicted in Fig. 1.
4.1. Analog-to-Digital Converter (ADC)
The ADC quantizes the received signal to b bit resolution. The
quantization error can be included in the additive distortion
noise υj(t) and contributes to κ2 with 2−2b [5]. The scaling
law in Lemma 3 allows us to increase the variance κ2 as Nτ1
for τ1 ≤ 12 . This corresponds to reducing the resolution of the
ADC with τ12 log2(N) bits, which allows for substantial cost
reduction. For example, we can reduce the ADC resolution
by 2 bits if we deploy 256 antennas instead of one. For very
large arrays, it is even sufficient to use 1-bit ADCs.
The power dissipation of an ADC, PADC, is proportional
to 22b [5, Eq. (8)] and can, thus, be decreased as 1/Nτ1 . If
each antenna has a separate ADC, the total power NPADC
still increases withN but proportionally toN1−τ1 for τ1 ≤ 12 ,
instead of N , due to the gradually lower ADC resolution.
4.2. Low Noise Amplifier (LNA)
The LNA is an analog circuit that amplifies the received sig-
nal. It is shown in [8] that the behavior of an LNA is charac-
terized by the figure-of-merit (FoM) expression
FoMLNA =
G
(ξ − 1)PLNA (9)
where ξ is the noise amplification factor defined in Section
2, G is the amplifier gain, and PLNA is the power consump-
tion of the LNA. For optimized LNAs, FoMLNA is a constant
determined by the circuit architecture [8]; thus, FoMLNA ba-
sically scales with the hardware cost. The scaling law in
Lemma 3 allows us to increase ξ proportional to Nτ2 for
τ2 ≤ 12 . The noise figure, defined as 10 log10(ξ), can thus
be increased by τ210 log10(N) dB. For example, we can in-
crease it by 10 dB if we deploy 100 antennas instead of one.
For a given architecture, the invariance of the FoMLNA
in (9) implies that we can decrease the power consumption
(roughly) proportional to 1/Nτ2 . Hence, we can make the
total power consumption of the N LNAs, NPLNA, increase
as N1−τ2 instead of N by increasing the noise amplification.
4.3. Local Oscillator (LO)
Phase noise in the LOs is the main source of multiplicative
phase drifts. If the LOs are free-running, the drifts are mod-
eled by the Wiener process, defined in Section 2, with vari-
ance
δ = 4pi2f2c Tsζ (10)
where fc is the carrier frequency, Ts is the symbol time, and
ζ is a constant that characterizes the quality of the LO [9].
Moreover, the power dissipation PLO in an LO is directly
coupled to ζ, such that PLOζ ≈ FoMLO where the FoM value
FoMLO depends on the circuit architecture [9, 10] and natu-
rally on the hardware cost. For a given architecture, we can
increase δ and, thereby, decrease the power PLO. The scal-
ing law in Lemma 3 allows us to increase δ proportionally to
(1 + loge(N
τ3)) when using SLOs. Hence, the power dissi-
pation in the LOs can be reduced as 11+τ3 loge(N) . This reduc-
tion is only logarithmic in N , which stands in contrast to the
1/
√
N scalings for ADCs and LNAs (with τ1=τ2= 12 ). Since
linear increase is much faster than logarithmic decay, the to-
tal powerNPLO with SLOs increases almost linearly withN .
Note that no scalings are allowed when having a CLO.
The LO variance formula in (10) gives other possibili-
ties than decreasing the circuit power. In particular, one can
increase the carrier frequency fc with N by exploiting the
scaling law in Lemma 3. This is interesting because massive
MIMO has been identified as a key enabler for operating in
millimeter wave bands, in which phase noise is more severe
since the variance in (10) increases as f2c . Fortunately, mas-
sive MIMO has an inherent resilience towards phase noise.
5. NUMERICAL EXAMPLE
The analytic results are corroborated by simulating a sce-
nario with 16 cells and wrap-around to avoid edge effects;
see Fig. 2. Each square cell is 250 × 250 meters and divided
into 8 virtual sectors; each sector contains one uniformly dis-
tributed UE (with minimum distance 35 meters). Each sector
has an orthogonal pilot sequence from a DFT matrix [6], but
the same pilot is reused in the same sector of other cells.
The channel attenuations are λjlk = 10sjlk−1.53/d3.76jlk
where djlk is the distance in meters between BS j and UE k
in cell l and sjlk ∼ N (0, 0.25) is a realization of the shadow-
fading. The transmit powers are pjk = −47 dBm/Hz, the
thermal noise power is σ2 = −174 dBm/Hz, B = 8 is the
pilot sequence length, and the coherence block is T = 500.
The achievable sum rate is shown in Fig. 3 for a system
with either ideal hardware or hardware imperfections given
by b = 8 bit ADCs, 2 dB noise figure in the LNAs, and LOs
with a phase noise variance of 1.6 · 10−4. This corresponds
to {κ0, ξ0, δ0}={2−8, 100.2, 1.6 · 10−4} when we scale the
hardware imperfections with N as described in Lemma 3.
We see that the throughput is reduced by hardware im-
perfections. The loss is larger when the imperfections are
increased with N , but the difference essentially vanishes as
N → ∞ if the scaling law for SLOs in Lemma 3 is satisfied.
The throughput loss is large when the scaling law is not fol-
lowed. We observe that SLOs provide higher throughput than
a CLO. This is because parts of the interference average out.
6. CONCLUSION
Massive MIMO systems are prone to hardware imperfections
in ADCs, LNAs, and LOs. We have shown that these systems
have an inherent resilience to such imperfections. The distor-
tions can be increased withN , which allows the circuit power
of ADCs and LNAs to increase as
√
N instead of N . The
analysis shows that having a CLO is better in terms of energy
efficiency and cost, while SLOs provide higher throughput.
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